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(57) ABSTRACT 
The present invention relates to systems and methods for 
sensing capacitance change of a capacitive sensor and for 
optimizing a capacitive sensing circuit. In an exemplary 
embodiment, a capacitive sensor may be coupled to an 
amplifier at floating node. A programming circuit is con-
nected to the floating node for controlling a charge on the 
floating node. A method of controlling the charge of the 
floating node is also provided. The method includes apply-
ing a first predetermined voltage to a source of a program-
ming transistor, applying a second predetermined voltage to 
a floating gate of the programming transistor, and applying 
a third predetermined voltage to a drain of the programming 
transistor until a charge on the floating gate of the program-
ming transistor reaches a predetermined value. The charge 
on the floating gate of the programming transistor drives the 
charge on the floating node to the predetermined value, and 
thus is controlled. 
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SYSTEM AND METHOD FOR SENSING 
CAPACITANCE CHANGE OF A CAPACITIVE 
SENSOR 
2 
the first terminal of the capacitive sensor 174. This modu-
lated high frequency signal is then amplified by the amplifier 
176, and demodulated by the demodulator 182 back to a low 
frequency band. The low-pass filter 184 removes other high 
CROSS REFERENCE TO RELATED 
APPLICATION 
This application claims priority of U.S. Provisional Patent 
Application No. 60/686,825, filed 2 Jun. 2005, the entire 
contents of which is hereby incorporated by reference. 
5 frequency harmonics. The output voltage V 0 ut 186 is pro-
portional to the sensing capacitance 174, i.e., V out rx.Csensor· 
This approach consumes lots of power, usually in the range 
of milli-Watts (mW), and the circuits are typically be 
10 
BACKGROUND 
1. Field of the Invention 
complicated and consume a large area. 
Another common approach to detecting capacitive change 
is the switched-capacitor circuit having a capacitive feed-
back charge amplifier. FIG. lB is a schematic diagram 
illustrating a capacitive feedback charge amplifier circuit. 
The circuit 100 is fed by an input voltage V,n 105 through a 
The present invention is related to a capacitive sensing 
circuit and, more particularly, to a capacitive feedback 
amplifier with a floating-node charge programming circuit 
for sensing capacitance change of a capacitive sensor. 
2. Description of Related Art 
15 capacitor C1 110. The capacitor C1 110 bridges the input 
voltage V,n 105 to a inverting input 115i of an amplifier 115. 
The amplifier 115 has a feedback capacitor C2 120 connect-
ing the output voltage V out 135 of the amplifier 115 to the 
inverting input 115i. The feedback capacitor C2 120 may In the design of Microsystems, it is frequently desirable to 
utilize sensors to transduce some information into electrical 
signals which can be processed by the circuit. Such sensors 
sense various types of signals and may be used for capturing 
information such as temperature, pressure, voltage, capaci-
tance, resistance, or the like. For example, the sensor may be 25 
a MEMS sensor, a CMUT (capacitive micro-machined ultra-
sonic transducer), a temperature sensor, or the like. 
20 establish the gain of the circuit 100. The non-inverting input 
115n of the amplifier 115 is connected to ground 125, 
preferably AC ground. The floating node 130 is connected to 
the inverting input 115i of the amplifier 115, and contains a 
certain uncontrollable charge Q. 
The signal that a sensor senses may require amplification 
for proper interaction with processing circuitry. Conse-
quently, a sensor may typically be coupled to an amplifier. 
This may be implemented using a two chip hybrid approach. 
When connecting a sensor to an amplifier, there is usually a 
large parasitic capacitance at the connection. This parasitic 
capacitance may be shunted to ground. 
A closed loop gain for the charge amplifier 110 may be 
expressed as -C/C2 . The output 135 of the amplifier 105 
may also have a voltage term determined by a charge Q 
stored at the inverting input 115i, which may be expressed 
as V Q=Q/C1 . Conventionally, floating-node designs were 
30 avoided, because the charge Q on the isolated node is neither 
predictable nor controllable. 
Typically, a capacitive sensor represents sensed changes 35 
by outputting a variable capacitance. This change in capaci-
tance is typically small. Thus, it may be significantly 
affected by the parasitic capacitance. 
The connection between the sensor and the amplifier may 
be referred to as a connecting node. Charges may be trapped 40 
inside or may hop through a leaky medium of the sensor. 
Further, the charges may leak out from bonding sites and 
form undesired leakage currents. Therefore, the charge on 
the connecting node is unpredictable. Sensing the minute 
capacitor variation, dealing with the large parasitic capaci- 45 
tance and leakage currents, and providing the output signal 
with large dynamic range makes the interface circuit design 
a challenge. It is even more difficult if low power consump-
tion is desired. 
FIG. lAis a schematic diagram illustrating a conventional 50 
approach to capacitive sensing using a lock-in scheme. A 
high frequency signal 172 is coupled to a first terminal of the 
capacitive sensor 174 (depicted as MEMS Sensor). The high 
frequency signal 172 modulates the capacitance change of 
the capacitive sensor 174 into high frequency band. A 55 
second terminal of the capacitive circuit 174 is connected to 
an inverting input 176i of an amplifier 176. A parasitic 
capacitor 178 may be connected to the inverting input 176i 
of the amplifier 176, and to ground 180. The non-inverting 
input 176n of the amplifier 176 can be connected to ground 60 
180. The output 1760 of the amplifier 176 can be demodu-
lated by a demodulator 182. The demodulator 182 is also 
connected to the high frequency signal 172. The output 1820 
of the demodulator is coupled to a low-pass filter 184, which 
outputs an output voltage vout 186. 
A capacitance change signal is modulated to the high 
frequency band by applying a high frequency signal 172 at 
65 
The capacitive feedback amplifier of FIG. lB can be used 
to sense capacitance change. To control normally uncontrol-
lable charges, switches may be implemented in the circuit, 
as is illustrated in FIG. lC. 
FIG. lC is a schematic diagram illustrating a capacitive 
feedback charge amplifier with switches for controlling 
charges in the circuit. A first switch 142 may be imple-
mented, having a first terminal fed by a bias voltage 144, and 
a second terminal coupled to a capacitive sensor 146 (shown 
as the MEMS Sensor). A second switch 148 can be imple-
mented; the second switch 148 may have a first terminal 
coupled to the capacitive sensor 146 and a second terminal 
to ground 158. The capacitive sensor 146 can be connected 
to an inverting input 150i of the amplifier 150. 
A feedback capacitor Cf 152 can connect the output 1500 
of the amplifier 150 to the inverting input 150i of the 
amplifier 150. A third switch 154 may be in parallel with the 
feedback capacitor cf 152, whereby the third switch 154 
connects the inverting input 150i of the amplifier 150 to the 
output 1500 of the amplifier 150. The inverting input 150i of 
the amplifier 150 may also be connected to a parasitic 
capacitor Cw 156, which is also tied to ground 158. The 
non-inverting input 150n may be connected to ground 158. 
The output 1500 of the amplifier 150 may have a load 
capacitor CL 160 attached. 
A charge on a floating connecting node 162 may be reset 
in the cp 1 phase. The charge on the capacitive sensor 146 may 
be sensed and amplified in the cp2 phase. The averaged output 
voltage will be 
Csensor 
Vout = VbiasCJD, 
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where Dis the duty cycle of the clocks. In this approach, the 
charge-sharing and clock feed-through perturbations result-
ing from the switches degrade the circuit performance. 
Additionally, the high frequency clocks also make this 
design more complicated than desired, and consume more 
power. Moreover, the use of switches causes the design to 
take up more space than desired. 
Both designs, i.e., the lock-in (from FIG. lA) and 
switched-capacitor (from FIG. lC), do not have a wide 
dynamic range because their output voltages are propor- 10 
tional to the whole sensor capacitance instead of the minute 
capacitance change. Additionally, both designs are prone to 
the effect of the parasitic capacitance from the connecting 
node to the ground. It would be desirable to minimize the 
parasitic capacitance in both designs. 15 
What is needed, therefore, is a capacitive sensing circuit 
design to sense minute capacitance change in the presence of 
a large parasitic capacitance. Indeed, a circuit design that is 
needed should avoid performance degradation from the 
charge sharing, and clock feed-through problems to provide 20 
high output dynamic range and high signal-to-noise ratio 
while consuming minimal power. It is to such a device, 
method, and system that the present invention is primarily 
directed. 
4 
of the capacitive sensor. Moreover, the circuit may include 
a feedback capacitor having a first terminal coupled to the 
first output of the amplifier, and a second terminal coupled 
to the first input of the amplifier. The feedback capacitor may 
include a capacitance Cf represented by the equation 
By determining the values feedback capacitor and the sensor 
capacitor, the values of parasitic and load capacitors can be 
selected. 
In accordance with another embodiment of the present 
invention relates a method of controlling a charge on a 
floating node, whereby using a progranmiing transistor is 
provided. The programming transistor may include a source, 
a floating gate, and a drain. The method includes applying a 
first predetermined voltage signal to the source of the 
programming transistor, applying a second predetermined 
voltage signal to the floating gate of the programming 
transistor, and applying a third predetermined voltage signal 
SUMMARY 
25 to the drain of the programming transistor until a charge on 
the floating gate of the programming transistor reaches a 
predetermined value. The charge on the floating gate of the 
programming transistor may drive the charge on the floating 
node to the predetermined value. Accordingly, the charge on 
Exemplary embodiments of the present invention over-
come the deficiencies in the prior art by providing systems 
and methods for sensing the capacitance change of a capaci-
tive sensor and for optimizing a capacitive sensing circuit. A 
capacitance sensing circuit, in accordance with the present 
invention, can sense minute capacitance change with the 
presence of a large parasitic capacitance. The circuit may be 
adapted to reduce power consumption, create a smaller 35 
footprint, provide a high signal to noise ratio (SNR), and 
improve linearity. 
30 the floating node can be controlled. 
In a first exemplary embodiment, the capacitive sensing 
circuit may include a capacitive sensor, a progranmiing 
circuit, and an amplifier. The capacitive sensor produces an 40 
output that is coupled to the amplifier. The connecting node 
between the capacitive sensor and the amplifier is a floating 
node. The floating node may also be connected to the 
programming circuit for controlling the charge on the float-
ing node. Such control of the charge on the floating node 45 
helps the circuit achieve greater precision in a smaller 
package. In some embodiments, the floating node may also 
These and other objects, features and advantages of the 
present invention will become more apparent upon reading 
the following specification in conjunction with the accom-
panying drawing figures. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. lA is a schematic diagram illustrating a conventional 
lock-in circuit for capacitive sensing. 
FIG. lB is a schematic diagram illustrating a conventional 
capacitive feedback amplifier circuit. 
FIG. lC is a schematic diagram illustrating a conventional 
switched capacitor circuit for capacitive sensing. 
FIGS. 2-3 are schematic diagrams of circuits having at 
least one floating node connected to a programming circuit, 
in accordance with exemplary embodiments of the present 
invention. be coupled to ground through a parasitic capacitor. The 
programming circuit may be adapted to control a charge on 
the floating node. 
FIG. 4 is a schematic diagram illustrating a small signal 
50 model of a capacitive sensing transducer circuit, in accor-
dance with an exemplary embodiment of the present inven-
tion. 
In another exemplary embodiment of the present inven-
tion, a capacitive sensing circuit may be optimized. The 
capacitive sensing circuit may be optimized by selecting 
preferred values of the parasitic capacitor and the load 
capacitor in order to improve the signal to noise ratio of the 55 
circuit. The sensing circuit may include a capacitive sensor, 
an amplifier, and a feedback capacitor. The capacitive sensor 
may include a sensor capacitance csensor' a maximum 
capacitance change li.Cmax' a first input connected to a bias 
voltage V 6,0 ,, and a floating output. The capacitor sensor can 60 
sense a signal received by the sensing circuit. The sensing 
circuit can further include an amplifier having maximum 
input linear range li. v,n max' a first input and a first output. 
Because the signal re~eived by the sensor circuit could 
require amplification to interact with process circuitry, the 65 
amplifier is implemented in the sensing circuit. The first 
input of the amplifier may be coupled to the floating output 
FIG. SA is a schematic diagram illustrating a small signal 
model for noise analysis, in accordance with an exemplary 
embodiment of the present invention. 
FIG. SB is a schematic diagram illustrating another small 
signal model for noise analysis, in accordance with an 
exemplary embodiment of the present invention. 
FIG. 6 is a schematic diagram illustrating a progranmiing 
circuit connected to a floating node and to a capacitive 
circuit, in accordance with an exemplary embodiment of the 
present invention. 
FIG. 7A is a schematic diagram illustrating a capacitive 
circuit and a programming circuit coupled to a floating gate 
of an amplifier, in an exemplary embodiment of the present 
invention. 
US 7,339,384 B2 
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FIG. 7B is another schematic diagram illustrating a 
capacitive circuit and a programming circuit coupled to a 
floating gate of an amplifier, in an exemplary embodiment of 
the present invention. 
FIG. 7C is a schematic diagram that illustrates a floating 
node programming circuit, in an exemplary embodiment of 
the present invention. 
6 
exemplary embodiments of the present invention will be 
described in detail. Throughout this description, various 
components may be identified having specific values, these 
values are provided as exemplary embodiments and should 
not be limiting of various concepts of the present invention 
as many comparable sizes and/or values may be imple-
mented. 
FIG. 7D is a schematic diagram that illustrates the pro-
gramming circuit including a series of MOS-BJT pseudo-
resistors, in an exemplary embodiment of the present inven- 10 
ti on. 
Floating gate transistors can be a valuable tool in circuit 
design because floating gates can be used to create many 
discrete analog circuits using only capacitor based compo-
nents. This is very useful, because capacitors, unlike resis-
FIG. 7E is a schematic diagram illustrating an active 
transistor circuit as the programming circuit, in an exem-
plary embodiment of the present invention. 
tors, are a natural result of a metal-oxide semiconductor 
(MOS) process. 
FIG. 8 is a schematic diagram illustrating an auto-zeroing 15 
capacitive sensing amplifier with an indirect injection tran-
sistor and a tunneling junction, in accordance with an 
exemplary embodiment of the present invention. 
FIGS. 2-3 are schematic diagrams of circuits having at 
least one floating node connected to a programming circuit. 
Those of ordinary skill in the art will recognize that the 
nodes that are isolated by capacitors or transistors are not 
charged directly. Thus, it may be difficult to isolate or control 
the charges on the node. In an exemplary embodiment of the FIG. 9 is a schematic diagram illustrating an auto-zeroing 
capacitive sensing amplifier with an indirect injection tran- 20 
sistor and a tunneling junction, along with testing equip-
ment, in accordance with an exemplary embodiment of the 
present invention. 
present invention, a programming circuit 235 is provided for 
controlling a charge Q on the floating node without inter-
fering with its isolation. Additionally, the programming 
circuit may also be coupled to a first order amplifier circuit 
215. FIG. 10 is a graphical representation illustrating a 1 kHz 
signal and a noise spectrum, wherein the graphical repre- 25 
sentation graphs the signal/noise to frequency, in accordance 
with an exemplary embodiment of the present invention. 
The capacitive sensing circuit of the present invention 
may be based on a capacitive feedback charge amplifier with 
a programming circuit, wherein the programming circuit is 
adapted to control a charge on a floating node. FIG. 2 is a 
schematic diagram illustrating a capacitive feedback ampli-
fier circuit 200. The circuit 200 is fed by an input voltage V,n 
205 through a capacitor C1 210. The capacitor C1 210 
FIG. 11 is a graphical representation illustrating input 
music signals from a capacitive feedback amplifier, in 
accordance with an exemplary embodiment of the present 30 
invention. 
FIG. 12 is a graphical representation illustrating output 
music signals from a capacitive feedback amplifier, in 
accordance with an exemplary embodiment of the present 
invention. 
FIG. 13 is a graphical representation illustrating input step 
response of an auto-zeroing capacitive sensing amplifier, in 
accordance with an exemplary embodiment of the present 
invention. 
FIG. 14 is a graphical representation illustrating output 
step response of an auto-zeroing capacitive sensing ampli-
fier, in accordance with an exemplary embodiment of the 
present invention. 
FIG. 15 is a graphical representation illustrating a com-
parison of noise spectrums of the capacitive feedback ampli-
fier with sensors, in accordance with an exemplary embodi-
ment of the present invention. 
FIG. 16 is a partial schematic diagram illustrating an 
exemplary setup for measurement using CMUT sensors, in 
accordance with an exemplary embodiment of the present 
invention. 
FIG. 17 is a graphical representation illustrating a wave-
form from the capacitive feedback amplifier using MOS-
BJT (metal-oxide semiconductor-bipolar junction transis-
tor) pseudo-resistor feedback scheming, in accordance with 
an exemplary embodiment of the present invention. 
DETAILED DESCRIPTION 
To facilitate an understanding of the principles and fea-
tures of the invention, it is explained hereinafter with 
reference to its implementation in illustrative embodiments. 
In particular, the present invention is directed towards 
systems and methods for sensing the capacitance change of 
a capacitive sensor. 
Referring now to the figures, wherein like reference 
numerals represent like parts throughout the several views, 
bridges the input voltage v,n 205 to a inverting input 215i of 
an amplifier 215. The amplifier 215 has a feedback capacitor 
C2 220 connecting the output voltage V out 225 of the 
35 amplifier 215 to the inverting input 215i. The inverting input 
215i of the amplifier 215 is connected to the floating node 
230, which may have a charge Q on it. Also, a programming 
circuit 235 is coupled to the floating node 230, enabling the 
charge Q at the isolated node 230 to be programmed, and 
40 hence controlled. A non-inverting input 215n of the ampli-
fier 215 is connected to ground 225. 
A closed loop gain for the amplifier 215 may be expressed 
as -C/C2 . The output 225 of the amplifier 205 may also 
have a voltage term determined by a charge Q stored at the 
45 isolated node 230, which may be expressed as V Q=Q/C2 . 
Conventionally, floating-node designs were avoided, 
because the charge Q on floating node 230 is neither 
predictable nor controllable. In accordance with an exem-
plary embodiment of the present invention, a simpler circuit 
50 producing improved performance may be achieved using a 
programming circuit to control the floating node. 
FIG. 3 is a schematic diagram illustrating another capaci-
tive feedback amplifier circuit 300 for sensing capacitance 
changes, in accordance with an exemplary embodiment of 
55 the present invention. The circuit 300 is driven by a varying 
capacitance csensor 310, which is connected to a fixed bias 
voltage V6, 0 s 305 and to an inverting input 320i of an 
amplifier 320. The inverting input 320i is coupled to the 
floating node 330, which may hold a charge Q. A parasitic 
60 capacitor Cw 315 may be coupled to the inverting input 320i 
of the amplifier 320, and hence the floating node 330, as well 
as to ground 335. The floating node 330 may also be coupled 
to a programming circuit 340. The programming circuit 340 
may control the charge Q at the floating node 330. The 
65 amplifier 320 may be coupled to a feedback capacitor Cf325 
connecting the output 3200 of the amplifier 320 to the 
inverting input 320i. A load capacitor CL 350 is connected to 
US 7,339,384 B2 
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the output vout 345 of the amplifier 320 and ground 335. 
Also, the non-inverting input 320n of the amplifier 320 is 
connected to ground 335, preferably AC ground. 
If the amplifier 320 has a frequency independent transcon-
ductance, the circuit 300, including parasitic capacitances 
(Cw), may be described as a single pole and zero system. The 
parasitic capacitor Cw 315 may be composed of the varying 
capacitance csensor 310 of the amplifier 320, and all the 
parasitic capacitances from the floating node 330 to ground. 10 
Generally, the amplifier 320 may be described as a transcon-
ductance amplifier, and the open-loop gain of the amplifier 
320 may be higher than the close-loop gain set by the 
capacitance ratio. Due to the capacitive voltage divider 
(implemented using Csensor and Cw), the input linear range of 15 
the capacitor 310 increases ifthere is a larger sized parasitic 
capacitor Cw 315. Also, increasing the function (C +Csensor) 
CL/Cf proportionately increases the signal to n~ise ratio 
(SNR). Therefore, unlike many amplifier circuits where 
output noise and SNR can be set by the load capacitance 20 
(kT/C thermal noise), this system can allow for smaller 
drawn capacitances for a particular noise floor. 
FIG. 4 is a schematic diagram illustrating a small signal 
model of a capacitive sensing transducer circuit, in accor-
dance with an exemplary embodiment of the present inven- 25 
ti on. 
As shown in FIG. 4, a bias voltage Vbias 405 is fed 
through a varying sensor capacitor csensor 415 that bridges 
the bias voltage Vbias 405 to the inverting input 410i. A 
parasitic capacitor Cw 420 is also connected to the inverting 30 
input 410i of the amplifier 410. The opposing end of the 
parasitic capacitor Cw 420 is connected to ground 425. A 
feedback capacitor Cf 430 connects the output 4100 of the 
amplifier 410 to the inverting input 410i. The inverting input 
410i is connected to the floating node 445, which may have 35 
a charge Q on it. Anon-inverting input 410n of the amplifier 
410 is connected to ground 425. 
8 
(2) 
From equations (1) and (2), the circuit 400 may amplify 
changes in the sensor capacitance csensor 415, while decreas-
ing constant capacitances at the floating node by the ampli-
fier gain. The amplitude of the output signal may be pro-
portional to the sensor capacitor csensor 415 with a 
transducer gain of - V bia)Cf By selecting a large bias 
voltage V bias 405, and a small feedback capacitor Cf 430, 
this scheme can provide very high sensitivity for capacitive 
sensing. Indeed, the design size of Cf430 may be selected to 
set transducer gain. A bank of capacitors can be switched 
into the circuit 400 enabling alteration of the feedback 
capacitor Cf430, as well as the dynamic range and noise of 
these signals. 
If the floating node charge Q is controlled by the use of 
both hot-electron injection and tunneling currents, then this 
scheme is similar to an auto-zeroing floating-gate amplifier, 
except that the input signal includes a varying voltage 
instead of a varying capacitance. By assuming that the 
floating node voltage remains almost constant, and that 
Av>>CJCp the transfer function from the input capacitance 
to the output voltage can be written as: 
Vou1(s) 
CsensoAs) 
Vbim l-sC1/Gm 
-CJ. 1 +sC,ff /Gm 
(3) 
where Ceff=(C0 CrC))!Cfi and C 0 =CL+Cf' The zero, due to 
capacitive feed-through, is typically at much higher fre-
quency responses than the amplifier bandwidth. Preferably, 
the sensor capacitor csensor 415 and the load capacitor CL 
435 may have roughly the same value size, wherein, pref-
erably, both of the capacitors (Csensor and CL) are larger in 
The output resistance R0 450 of the amplifier 410 at the 
output 4100 of the amplifier 410 is connected to ground 425, 
preferably AC ground. A load capacitor CL 435 may also 
bridge the output 4100 of the amplifier 410 to ground 425 
40 size than the feedback capacitor Cf430. 
The circuit 400 may be coupled to an off-chip MEMS 
sensor. The MEMS sensor may be biased by a DC voltage 
To analyze the signal-to-noise ratio (SNR) of the circuit 
400, first, the maximum output linear range is identified, and 
then the total output referred noise power may be deter-
mined. Assuming the differential pair of the amplifier is (V bias 405) by connecting the bias voltage V bias 405 to the 
inverting 410i terminal of a capacitive feedback charge 
amplifier 410. The amplifier 410, in an exemplary embodi-
ment, is a first order system. The sensing amplifier 410 may 
45 operating in the subthreshold region, its large signal 
transconductance relation may be expressed as 
be followed by an output buffer, which can provide a 
well-defined load capacitance CL 435. The total capacitance 
50 from the floating node to ground is modeled as the parasitic 
capacitor Cw 420. 
(KVd) lout = htanh - , 2Ur 
In an exemplary embodiment, the DC output voltage can 
be expressed as: 
(1) 
where lb is the tail current, V d is the differential input 
voltage, K is the subthreshold slope coefficient of transistors, 
55 and Ur is the thermal voltage. One criterion for linearity is 
to have sufficiently small li. V d such that 
60 
where Q is the charge on the floating node, Av=GmR0 and 
Cr=Csensor+Cw+Cf From equation (1), by programming the 
charge on the floating node, the DC level of V out can be 
adjusted to the middle of the rail. If there is a varying sensor 65 
capacitor Csensor 415, and assuming Av>>CJCfi the corre-
sponding output voltage variance can be expressed as: 
(
Kil vd ) Kil vd 
lout = tanh -- " --
2Ur 2Ur 
can be approximated as Gm =Kl2V r· This criterion indicates 
that the floating-gate voltage Vfg shall not move by more 
than 2U JK from its equilibrium value. 
Because the output voltage V out reflects the charge per-
turbation on the floating node, a varying capacitance li.Csen-
US 7,339,384 B2 
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sor with a fixed biasing voltage V bias can be replaced with a 
varying input voltage li. v bias with a fixed capacitance csensor 
to simplify the present analysis. As long as 
li.Csensorybias=Csensorli.Vbia5' output voltages of the ampli-
fier in these two scenarios are the same. By doing so, the 
transfer function from v bias to vfg and from v bias to v out can 
be expressed as: 
Vfg(s) Csensor sC0 /Gm + l/A, (4) 
Vb;a,(s) C1 sC,ff /Gm+ Cr/ (CIA,) 
Vou1(s) Csensor . sC f - Gm (5) 
Vb;m(s) CJ sC,JJ +Gm 
10 
15 
10 
tor csensor 60S and capacitor cw 620 are also tied to a ground 
61S. The feedback capacitor Cf 610 ties the floating node 
602 to a second node 604. 
The second node 604 of the circuit 600 is coupled to a 
resistor Rx 62S, a current noise 10 630, and a load capacitor 
CL 63S. The resistor Rx 62S, the current noise 10 630, and the 
load capacitor CL 63S are all also tied to ground 61S. The 
second node 604 is further the output voltage V out 640 of the 
circuit 600. 
Again, by connecting Vfg at node 602 and V out 640 by a 
capacitive divider, the small signal model can be further 
simplified, and expressed as Rx=CJ(Cfam). Therefore, the 
output-referred voltage noise, V2 out can be expressed as: 
(8) 
From equation (4), the variance of li.VfJ!i.Vbias increases 
from Csens0 )Cr to (CsensorC0 )/(CefCf) as the frequency goes 
up to the capacitive feed-through regime. To keep the 
maximum li. Vfg within the linear range of amplifier, we can 
have 
20 
where i:=RXCX, and Cx=CL+(Cfll(Csensor+Cw)). In the sub-
threshold region, the thermal noise component of the ampli-
fier can be modeled as 
(6) 
25 (9) 
From equation (5), the gain from Vbias to V 0 ut at the 
operation regime is -Csenso)Cf Therefore, we obtain the 
maximum linear output vout max as: 
2Ur Ceff 2Ur Csensor +Cw 
LlVoutmax = - · - ::::::: - · ----
(7) 
30 where n is the effective number of noisy transistors, q is the 
charge of an electron, and gm is the transconductance of 
transistors. The total power of the output referred voltage 
noise power can be calculated with the expression: 
• K Co K cf 
The approximation in equation (7) and afterward is made by 
choosing Cf to be a small value as compared with other 
capacitors, to achieve high sensitivity. 
35 
v2 - 2nqUTgmR; I 1 dif 
out,total - K l + (2Jrjr)2 
(10) 
nqUr. c} 
2K C1(CrC0 -C}J 
A next step enables calculation of output-referred noise 40 
power by using a simplified small signal model for noise 
analysis. FIG. SA is a schematic diagram illustrating a small 
signal model for noise analysis, in accordance with an 
exemplary embodiment of the present invention. 
45 The expression for the SNR can be derived by dividing 
the square of equation (7) by equation (10) as: The small signal model circuit SOO may include a varying sensor capacitor csensor sos that is connected to the floating 
node S06, and thus to the inverting input SlOi of the 
amplifier SlO. The opposing end of the sensor capacitor SOS 
is connected to ground SlS. Also, the parasitic capacitor Cw 
S20 is connected to the floating node S06 and to ground SlS. 50 
A feedback capacitor CfS2S connects the output SlOo of the 
amplifier SlO to the inverting input SlOi of the amplifier SlO. 
The non-inverting input SlOn of the amplifier SlO may be 
connected to ground SlS. The output SlOo of the amplifier 
SlO can be connected to a load capacitor CL S30 that is also 55 
attached to ground SlS. An output voltage vout S3S is 
produced from the output SlOo of the amplifier SlO. 10 may 
be the output-referred current noise of the amplifier SlO. 
Referring now to FIG. SB, by connecting Vfg and V 0 ut 
with a capacitive divider, the small signal model of FIG. SA 60 
can be simplified to the schematic diagram of FIG. SB. FIG. 
SB is a schematic diagram illustrating the small signal model 
for noise analysis, in accordance with an exemplary embodi-
ment of the present invention. 
A floating node 602 of the circuit 600 may be connected 65 
to a varying sensor capacitor csensor 60S, feedback capacitor 
Cf610, and a parasitic capacitor Cw 620. The sensor capaci-
(11) 
From equations (7) and (11), the linear range of the capaci-
tive sensing amplifier can be improved by increasing the 
parasitic capacitor Cw, and the SNR can be improved by 
increasing Cw or CL. Because the product term in equation 
(11) creates a large effective capacitor, high SNR may be 
achieved while keeping the relative values and the areas of 
Cw, Cv and Cf smaller than traditional methods. By restrict-
ing the bandwidth of interest or by making the amplifier 
bandwidth larger than the bandwidth of interest, the result-
ing sensitivity should increase. 
Exemplary embodiments of the present invention may 
provide an optimized capacitive sensing circuit. The opti-
mized capacitive sensing circuit may include a predeter-
mined maximum output linear range li. v out max and signal-
to-noise ratio (SNR). The optimized capacitive sensing 
US 7,339,384 B2 
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circuit can include a capacitive sensor having a sensor 
capacitance Csensor' a maximum capacitance change 11Cmax' 
a first input connected to a bias voltage V bias and a floating 
output. Also, the optimized sensing circuit may include an 
amplifier having maximum input linear range /1 Vin max' a 
first input and a first output, the first input may be c~upled 
to the floating output of the capacitive sensor. 
Further, the optimized sensing circuit may include a 
feedback capacitor having a first terminal coupled to the first 
12 
transistor in the amplifier, and Ur represents a thermal 
voltage and SNR represents the desired signal to noise ratio 
of the circuit. By assuming 
2Ur 
Ll Vin.max ;::::: ---;- , 
output and the amplifier and a second terminal coupled to the 10 then 
first input of the amplifier, the feedback capacitor having a 
capacitance Cf A preferred feedback capacitance can be 
derived from the following equation: 
Then, by solving for Cfl the following equation results: 
C -~·LlC 
f - Ll Vout,max max 
(13) 
(18) 
15 
When the amplifier of the optimized sensing circuit is a 
first order amplifier, operable over a bandwidth of interest 
BW, with a transconductance Gm, the transconductance Gm 
20 can be determined. To determine the Gm, the bandwidth BW 
should be known. 
BW = Gm . ___ c_f _ _ 
27r (Csensor +Cw)· CL 
(19) 
25 
The optimized sensing circuit can also include a parasitic 
capacitor Cw. The parasitic capacitor Cw may include a first 
terminal coupled to the floating output of the capacitive 
sensor and a second terminal coupled to ground. A preferred 30 
value for the parasitic capacitor Cw can be derived from the 
equation: 
By solving for the transconductance, the expression 
becomes: 
(20) 
Csensor+ Cw 
Ll Vout,max ;::::: Ll Vin,max Cf 
(14) 35 
Then, by solving for Cw, 
(15) 
The optimized sensing circuit may further include a load 
capacitor CL having a first terminal coupled to the first 
output of the amplifier and a second terminal coupled to 
ground. A preferred value for the load capacitor CL can be 
40 
In an exemplary embodiment, the amplifier may have an 
output resistance R0 • As a result, the output resistance R0 
may be derived from the following equation: 
(21) 
45 When solved for the output resistance, the result is: 
(22) 
derived from the equation: 50 
2Kb..Vi~max (Csensor+Cw)CL 
SNR" --·- · -----
nqUT c1 
By solving for the load capacitor, the result is: 
(16) 
(17) 
For this equation (17), n represents an effective number of 
noisy transistors in the amplifier, q represents a charge of an 
electron, K represents a subthreshold slop coefficient of the 
The present invention also includes a method of optimiz-
ing a capacitive sensing circuit. Indeed, the method of 
optimizing the capacitive sensing circuit with the predeter-
55 mined maximum output linear range /1 v out max and the 
desired signal-to-noise ratio SNR, the capacitive sensing 
circuit comprising a capacitive sensor having the sensor 
capacitance csensor' the maximum capacitance change 
11Cmax' a first input connected to a bias voltage V bias and a 
60 floating output; an amplifier having maximum input linear 
range 611 Vin max' a first input and a first output, the first input 
being coupl~d to the floating output of the capacitive sensor 
is provided. The method includes providing a feedback 
capacitor having a first terminal coupled to the first output of 
65 the amplifier and a second terminal coupled to the first input 
of the amplifier, the feedback capacitor having a capacitance 
cjl represented by the equation 
US 7,339,384 B2 
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The method may also include providing a load capacitor 
CL having a first terminal coupled to the first output of the 
amplifier and a second terminal coupled to ground, the load 
capacitor CL having a capacitance represented by the equa- 10 
ti on 
nqUr c1 
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switches or lock-in methods, thus improving upon the con-
ventional approaches previously used to sense capacitance 
changes. 
By using a first-order amplifier, with a floating-node 
programming circuit, the output voltage may be proportional 
to the changes in the sensing capacitor, which may be 
expressed as: 
V __ Vbias LlC 
out - CJ · 
(23) 
By using this equation (23), the full output range may be CL>---· ·SNR 
- 2Kb.. Vi~,max ( C sensor + Cw) ' 
wherein n represents an effective number of noisy transistors 
in the amplifier, q represents a charge of an electron, K 
represents a subthreshold slop coefficient of the transistor in 
the amplifier, and Ur represents a thermal voltage and SNR 
represents the desired signal to noise ratio of the circuit. 
15 used in sensing changes of the capacitance may be used. In 
conventional approaches, only very small amounts of the 
output range vary according to the change of the sensing 
capacitance. 
Another exemplary method of the present invention may 
include controlling a charge on a floating node between a 25 
capacitive sensor and an amplifier using a progranmiing 
transistor. The transistor may include a source, a floating 
gate, and a drain. The method includes applying a first 
predetermined voltage signal to the source of the program-
ming transistor. The method also may include applying a 30 
second predetermined voltage signal to the floating gate of 
the progranmiing transistor. The method further includes 
applying a third predetermined voltage signal to the drain of 
the programming transistor until a charge on the floating 
gate of the programming transistor reaches a predetermined 35 
value. The charge on the floating gate of the progranmiing 
transistor may drive the charge on the floating node to the 
predetermined value. 
FIG. 7A is a schematic diagram illustrating a capacitive 
20 sensor and a programming circuit coupled to an amplifier, in 
an exemplary embodiment of the present invention. A 
capacitive sensor 702, shown as a MEMS Sensor, can 
include a first terminal 704 and a second terminal 706. The 
first terminal 704 of the capacitive circuit 702 can be fed a 
bias voltage V bias 708. The second terminal 706 of the 
capacitive circuit 702 may be coupled to an inverting input 
710i of the capacitor 710 at a floating node 712. 
A programming circuit 714 may also be coupled to the 
inverting input 710i of the amplifier 710. The programming 
circuit 714 is adapted to control the charge on the floating 
node 712. A parasitic capacitor Cw 716 may be coupled to 
the inverting input 710i, and to ground 718. A feedback 
capacitor Cf 720 may connect the output 7100 of the ampli-
fier 710 to the inverting input 7100. The non-inverting input 
710n of the amplifier 710 can be tied to ground 718. A load 
capacitor CL 722 can be tied to the output 7100 of the 
amplifier 710 and to ground 718. 
FIG. 7B is another schematic diagram illustrating a 
FIG. 6 is a schematic diagram illustrating a progranmiing 
circuit connected to a floating node and to a capacitive 
circuit, in accordance with an exemplary embodiment of the 
present invention. The circuit 650 includes a progranmiing 
circuit 652 coupled to a capacitive circuit 665. The pro-
gramming circuit may include a tunneling junction and a 
transistor. 
40 capacitive circuit and a programming circuit coupled to a 
floating gate of an amplifier, in an exemplary embodiment of 
the present invention. A capacitive sensor 702, shown as a 
MEMS Sensor, can include a first terminal 704 and a second 
terminal 706. The first terminal 704 of the capacitive circuit 
45 702 can be fed a bias voltage V bias 708. The second terminal 
706 of the capacitive circuit 702 may be coupled to an 
inverting input 710i of the capacitor 710. A node 712 is a 
floating node, and is coupled to the inverting input 710i of 
In operation, a capacitive sensor output 655 is fed to the 
capacitive circuit 665. The connection between the sensor 
output 655 and the capacitive circuit 665 is a floating node 
660. The output of the progranmiing circuit 652 is also 50 
connected to the floating node 660. The programming circuit 
652 may include a programming transistor 680 having a 
source 680s, a floating gate 680g, and a drain 680d. The 
tunneling junction of the programming circuit 652 includes 
a tunneling capacitor 675 coupled to the floating gate 680g 55 
of the programming transistor 680, and is adapted to receive 
the amplifier 710. 
A feedback capacitor Cf 720 may connect the output 71 Oo 
of the amplifier 710 to the inverting input 7100. A program-
ming circuit 714 may be in parallel with the feedback 
capacitor 720, thereby connecting the output 7100 of the 
amplifier 710 to the inverting input 7100. This feedback 
arrangement allows the programming circuit 714 to base the 
programming of the floating node 712, at least in art, on the 
output 7100 of the amplifier 710. A parasitic capacitor Cw 
716 may be coupled to the inverting input 710i, and to 
ground 718. The non-inverting input 710n of the amplifier 
a tunneling voltage 670. A charge Q may be present at the 
floating node 660. The programming circuit 652 can control, 
i.e., program, the charge Q by setting a charge on the floating 
gate 680g, which is transferred to the floating node 660. 
In an exemplary embodiment of the present invention, a 
programming circuit can be implemented to control a charge 
60 710 can be tied to ground 718. A load capacitor CL 722 can 
be tied to the output 7100 of the amplifier 710 and to ground 
718. 
on a floating node in a capacitive sensor embodiment. FIGS. 
7A-7E are schematic diagrams that illustrate different 
embodiments of the programming circuit to control the 65 
charge and improve performance of the capacitive circuit. 
These embodiments controlling the charge do not require 
By placing the progranmiing circuit 714 in parallel with 
the feedback capacitor Cf 720, this configuration may 
improve linearity and the signal to noise ratio (SNR) of the 
circuit 700, by having a large parasitic, or drawn, capacitor 
Cw 716, between the floating node 712 and ground 718. 
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Because the SNR can be proportional to the product of the 
sum of the parasitic capacitor Cw and a sensing capacitor, 
the output capacitor over the feedback capacitance results in: 
The result is a circuit that will consume less area to achieve 
a given value of SNR. These benefits are not available from 
conventional approaches. 
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coupled to the non-inverting input 750n of the active tran-
sistor circuit 750. The inverting input 750i of the active 
transistor circuit 750 is connected to the output 7500 of the 
active transistor circuit 750. The output 7500 is connected to 
the floating node 712, which is connected to the inverting 
input 710i of the amplifier 710. 
Referring now to FIG. 8 is a schematic diagram illustrat-
ing an auto-zeroing capacitive sensing amplifier with an 
indirect injection transistor and a tunneling junction, in 
10 accordance with an exemplary embodiment of the present 
invention. FIG. 8 depicts a capacitive sensing amplifier 
circuit 800 having a programming circuit 805 coupled to an 
amplifier 810. The floating node 812 of the circuit 800 may FIG. 7C is a schematic diagram that illustrates a floating 
node programming circuit, in an exemplary embodiment of 
the present invention. The circuit depicted in FIG. 7C is 15 
similar to FIG. 7B, but provides greater detail with respect 
include a charge Q. 
The programming circuit 805 may include a transistor 
815, and a tunneling capacitor 825. Preferably, the program-
ming circuit 805 includes a pMOS transistor 815. The 
transistor 815 includes a source 815s, a gate 815g, and a 
drain 851d. The gate 815g of the transistor 815 is coupled to 
to an exemplary embodiment of the floating node program-
ming circuit block. 
The programming circuit 714 in FIG. 7C can remain in 
parallel with the feedback capacitor Cf 720, as shown, or the 
floating node programming circuit could be implemented as 
is the programming circuit in FIG. 7A. Referring, however, 
to FIG. 7C, the programming circuit 714 can include a 
transistor 730, a t=eling junction 732, and a comparator 
734. The transistor 732 has a source 730s, a floating gate 
730g, and a drain 730d. The t=eling junction 732 is 
coupled the floating gate 730g for programming the charge 
on the floating gate 730g. The tunneling junction 732 
includes a tunneling capacitor 732c having a first terminal 
fed by a tunneling voltage 730v, and a second terminal 
coupled to the floating gate 730g of the transistor 730. The 
floating gate 730g of the transistor 730 may also be con-
nected to the inverting input 710i of the amplifier 710. The 
output 7100 of the amplifier 710 may be coupled to a 
non-inverting input 734n of the comparator 734, while an 
inverting input 734i of the comparator 734 is fed a com-
parator voltage 736. The output 7340 of the comparator 734 
can be coupled to the drain 730d of the transistor 730. 
20 an inverting input 810i of the amplifier 810. This connection 
is an electrically isolated floating node. The gate 815g of the 
transistor 815 of the programming circuit 805 is coupled to 
a tunneling voltage vfunnel 820, through a tUillleling capaci-
tor 825. In addition, a bias voltage V bias 830 is coupled to the 
25 floating gate 815g across a sensing capacitor csense 835. 
A feedback capacitor Cf840 connects the input 81 Oi of the 
amplifier 810 and the output 8100 of the amplifier 810. The 
feedback capacitor Cf840 is not a part of the amplifier 810, 
in an exemplary embodiment, but instead is an external 
30 component to the amplifier 810. 
The output 81 Oo of the amplifier 810 may be coupled to 
an input 845i of a buffer circuit 845. The output 8450 of the 
buffer 845 produces an output voltage V0 u, 850. The output 
voltage V out 850 may be connected to a non-inverting input 
35 855n of a comparator 855. An inverting input 855i of the 
comparator 855 is coupled to a comparator voltage V comp 
860. The comparator 855 may then produce an output 8550, 
which is coupled to the drain 815d of the transistor 815 of 
Alternatively, as depicted in FIG. 7D, instead of a floating 
node programming circuit, the programming circuit can 40 
include a series of MOS-BJT pseudo-resistors. 
the programming circuit 805. 
Consequently, in an exemplary embodiment, a tunneling 
junction (comprised of the t=eling voltage 820 and the 
tunneling capacitor 825, combined) and an indirect injection 
pMOS transistor 815 are coupled with the amplifier 810. The 
comparator 855 provides a drain voltage to the drain 815d of 
The programming circuit 714 of FIG. 7D includes at least 
two transistors M 1 740 and M2 742. The transistor M1 740 
may have a source 740s, floating gate 740g, drain 740d, and 
well 740w. Further, a transistor M2 742 having a source 
742s, gate 742g, drain 742d, and well 742w may also be 
included in the programming circuit 714. Both the drain 
740d and the gate 740g of the transistor M 1 740 are coupled 
45 the transistor 815 to adjust injection current to the output 
current. The output may adapt to the changes on the floating 
node, so that it can return to the middle of the rail. 
FIG. 9 is a schematic diagram illustrating an auto-zeroing 
capacitive sensing amplifier with an indirect injection tran-
50 sistor and a tunneling junction, along with testing equip-
ment, in accordance with an exemplary embodiment of the 
present invention. FIG. 9 illustrates a capacitive sensing 
amplifier circuit 900 that diagrams an exemplary setup of 
to the floating node 712, and thus the inverting input 710i of 
the amplifier 710. The well 740w and the source 740s of the 
transistor 740 are coupled together, and are collectively 
coupled to the gate 742g and drain 742d of the transistor M2 
742. The well 742w and source 742s are coupled together, 
and connect to the output 7100 of the amplifier 710. Also, a 
feedback capacitor Cf 722 connects the output 7100 of the 55 
amplifier 710 to the inverting input 710i, and, thus, the 
feedback capacitor cf 722 may be in parallel with the 
programming circuit 714. 
FIG. 7E is a schematic diagram illustrating an active 
transistor circuit as the programming circuit, in an exem- 60 
plary embodiment of the present invention. Again, FIG. 7E 
illustrates the programming circuit in parallel with the 
feedback capacitor. 
measuring characteristics of an audio application. 
The circuit 900 of FIG. 9 includes an off-chip microphone 
sensor 905. The sensor 905 includes a sensor capacitor 
C 910 fed by a bias voltage Vbias 915. The sensor 905 is 
c~~ected to a programming circuit 920, via the sensor 
capacitor csensor 910. 
The programming circuit 920 may include a transistor 925 
and a tunneling capacitor 935. The transistor 925 of the 
programming circuit 920 includes a source 925s, a gate 
925g, and a drain 925d. The gate 925g is coupled to floating 
gate voltage Vfg 940 (the floating node having a charge Q), The programming circuit 714 can include an active tran-
sistor circuit 750. The active transistor circuit may include 
an inverting input 750i, a non-inverting input 750n, and an 
output 7500. The output 7100 of the amplifier 710 may be 
65 which is coupled to the inverting input 945i of the amplifier 
945. The gate 925g of the transistor 925 of the programming 
circuit may be the "floating node." The tunneling voltage 
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930 is connected to the tunneling capacitor 935, which is 
connected to the floating node, or the floating node. 
A parasitic capacitor Cw 942 is also tied to the floating 
node, as well as to ground 944. The floating node is coupled 
to the inverting input 945i of the amplifier 945. A feedback 
capacitor Cf 950 connects the inverting input 945i of the 
amplifier to the output 9450 of the amplifier 945. The 
non-inverting input 945n of the amplifier may be connected 
to a reference voltage vref 955. The output 9450 of the 
amplifier may be connected a buffer 960. The output 9600 of 
the buffer 960 may be connected a non-inverting input 965n 
of a comparator 965. An inverting input 965i of the com-
parator 965 is connected to a comparator voltage V comp 970. 
The output 9650 of the comparator is tied to the drain 925d 
of the transistor 925 of the programming circuit 920. 
The amplifiers described herein may be transconductance 
amplifiers. Preferably, the amplifiers are 5-transistor or 
9-transistor transconductance amplifiers, a folded cascade 
amplifier, or a common source amplifier. It in an exemplary 
embodiment, the output capacitance forms the amplifier's 
dominant pole. 
In an exemplary embodiment, an ultra-thin card type 
speaker with an operating range of 150 Hz to 100 kHz may 
be used as the acoustic signal source for the capacitive 
sensing microphone transducer. The floating node may be 
pinned out by using a bare pad to avoid large leakage current 
through the electrostatic circuitry. The MEMS sensor may 
be soldered to the pin connecting to the capacitive feedback 
amplifier 945 with approximately 5V biasing voltage V bias 
915. The leakage current can be measured directly from this 
circuit 900 because the circuit 900 integrates the charge over 
time. The measured leakage current with a bonded sensor is 
approximately 5 fA. Exemplary circuit parameters and the 
measurement results are listed in Tables I and II. 
TABLE I 
CIRCUIT PARAMETERS 
Area 
Power Supply 
Amplifier Power Consumption 
Open-Loop Gain 
Bandwidth fBw (CL ~ 0.4 pF) 
Feedback Capacitance Cr 
TABLE II 
390 x 200 µrn2 
3.3 v 
0.5 µW 
80 dB 
25 kHz 
20 fF 
MEASUREMENT RESULTS 
Measured Leakage Current 
Total Noise Power (Audio Band) 
Signal to Noise Ratio (SNR) 
Minimum Detectable Capacitance (Audio Band) 
Capacitance Sensitivity @ 1 kHz 
Minimum Detectable Displacement @ 1 kHz 
5 fA 
117.5 µV,m, 
78.6 dB 
0.4 aF 
2.8 zF/JHZ 
10-5 c A/JHz 
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affecting performance. The tunneling junction (930 and 935 
combined) and the injection transistor 925 are, preferably, 
integrated on-chip. Tunneling current may bring electrons 
away from the floating gate 925g of the transistor 925 upon 
a high voltage being applied across the tunneling junction. 
When a high channel-to-source field exits across the MOS 
transistor 925 with enough current through it, channel hot 
electrons are injected into the floating node. As noted, circuit 
parameters and the measurement results are listed in Tables 
10 I and II. 
Through disabling the tunneling and injection mecha-
nisms, and by keeping tunneling junction low and drain 
voltage of injection transistor high, the inverting voltage will 
settle to an equilibrium value. Then, by adjusting the non-
15 inverting voltage (Vref955) to keep the output at the middle 
of the rail, we can measure the power spectrum density of 
the system. 
FIG. 10 is a graphical representation illustrating a 1 kHz 
signal and a noise spectrum, wherein the graphical repre-
20 sentation graphs the signal/noise to frequency, in accordance 
with an exemplary embodiment of the present invention. 
The spectrum of a 1 kHz, 1 Vrms output waveform with -37 
dB total harmonic distortion is shown in FIG. 10, together 
with the noise spectrum of the capacitive sensing circuit 
25 without the MEMS sensor. The calculated total noise power 
of the circuit in the audio band (i.e. 10 Hz to 20 kHz with 
uniform weighting) is 117 .5 µ V rms· The speaker and the 
microphone sensors may deteriorate the linearity of the 
transducer, so the SNR of the present circuit is higher than 
30 78.6 dB. The minimum detectable capacitance variance in 
the audio band is 0.4 aF. The capacitance sensitivity is 2.8 
zF//HZ and the minimum detectable displacement is 10-50 
Al/HZ. 
FIG. 11 is a graphical representation illustrating input 
35 music signals from a capacitive feedback amplifier, in 
accordance with an exemplary embodiment of the present 
invention. FIG. 11 illustrates music waveforms recorded 
from the capacitive feedback amplifier of FIG. 9. FIG. 12 is 
a graphical representation illustrating output music signals 
40 from a capacitive feedback amplifier, in accordance with an 
exemplary embodiment of the present invention. 
Without the auto-zeroing scheme to stabilize the leaky 
floating node voltage, the equilibrium value may be sensi-
tive to the changes in the test environment. The present 
45 invention provides necessary supply voltages, and uses a 
comparator to adjust the drain voltage of the injection 
transistor. Therefore, the injection current balances out the 
leakage and the tunneling currents and keeps the output DC 
50 
voltage at the mid of the rail. 
FIG. 13 is a graphical representation illustrating input step 
response of an auto-zeroing capacitive sensing amplifier, in 
accordance with an exemplary embodiment of the present 
invention. FIG. 14 is a graphical representation illustrating 
output step response of an auto-zeroing capacitive sensing 
55 amplifier, in accordance with an exemplary embodiment of 
the present invention. Accordingly, the output adapts to the 
changes on the floating node so that it can return to the 
middle of the rail in slow time scale as shown in FIGS. 
Accordingly, FIG. 9 depicts an exemplary schematic of an 
auto-zeroing capacitive sensing amplifier having an indirect 
injection transistor 925 coupled to a tunneling junction 
(comprising the tunneling voltage 930 and the tunneling 60 
capacitor 935). The comparator 965 may be implemented to 
provide a voltage to the drain 925d of the injection transistor 
925, so that the injection current can be adjusted to balance 
out any tunneling and leakage current. 
13-14. 
FIG. 15 is a graphical representation illustrating a com-
parison of noise spectrums of the capacitive feedback ampli-
fier with sensors, in accordance with an exemplary embodi-
ment of the present invention. 
The noise spectrums with and without this adaptation 
scheme are compared in FIG. 15, which depicts that this 
adaptation scheme does not degrade noise performance. The 
low frequency corner of the spectrum using adaptation is 
By using Fowler-Nordheim tunneling and channel hot 65 
electron (CHE) injection mechanisms, the output voltage 
V
0
"' can be auto-zeroed to the middle of a rail without 
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higher than that without adaptation because of the addition 
20 
used in neural recording applications and Quasi-floating gate 
transistors. To extend the output linearity, two pseudo-
resistors may be implemented in series from the output to the 
floating node. 
The measurement setup is shown in FIG. 16. The peizo 
transducer 1715 may be used to generate plane waves at 
approximately 1 MHz using 16V peak, 5 cycle tone bursts 
at its input. The CMUT receiver may be biased to 90 V DC 
at one of its terminals, and the other terminal may be 
of the floating-gate progrannning currents. The use of 
mechanical or electrical switches can be avoided, so that the 
readable charge at the inverting terminal can be reduced to 
the level lower than the charge perturbation due to charge 
sharing and clock feed-through. The additional power con-
sumption from the comparator and the injection transistor is 
within µ W range, because the adaptation rate may be slow 
and the injection transistor can operate in a subthreshold 
region. Therefore, the scheme reserves the high power 
efficiency benefit. 
FIG. 16 is a partial schematic diagram illustrating an 
exemplary setup for measurement using CMUT (capacitive 
micro-machined ultrasonic transducer) sensors, in accor-
dance with an exemplary embodiment of the present inven-
tion. A CMUT device typically incorporates a membrane, 
with an electrode, suspended above a conductive substrate 
10 connected to the sensing amplifier input. The CMUT 1603 
and the piezo device 1715 are preferably submerged in oil 
1710, or other fluid, during the measurement. The capaci-
tance of the CMUT sensor is about 2 pF and the maximum 
variance is about 1 %. One version of our capacitive sensing 
15 amplifier with MOS-Bipolar pseudo-resistors feedback is 
used for recording the received and echo signals from the 
CMUT devices. 
or another electrode coupled to a substrate. The membrane 
can have elastic properties enabling it to fluctuate in 
response to stimuli. An exemplary CMUT may comprise a 20 
first electrode, an isolation layer, a membrane layer, a cavity, 
and a second electrode. The isolation layer may not be used 
in some embodiments, so the bottom electrode can be 
exposed to the cavity. 
A circuit 1700 is illustrated in FIG. 16. The circuit 1700 25 
includes a high voltage supply 1705 coupled to the CMUT 
1603. In an exemplary embodiment, the CMUT 1603 is 
positioned in oil 1710, or other fluid. Also, a piezo trans-
ducer (PZT) 1715 is positioned in the oil 1710. A radio 
frequency (RF) signal generator 1720 is in communication 30 
with the piezo transducer 1715. The piezo transducer 1715 
can generate waves. Between the high voltage supply 1705 
and the piezo transducer 1715, electrodes of the CMUT 
1603 may fluctuate. 
The CMUT is coupled to a floating node 1725. The 35 
floating node 1725 is coupled to a parasitic capacitor Cw 
1730, which is also tied to ground 1735. The floating node 
1725 is also coupled to an inverting input 17 40i of an 
amplifier 1740. The non-inverting input 1740n of the ampli-
fier is tied to ground 1735. 40 
A transistor M1 1745 having a source 1745s, gate 1745g, 
drain 1745d, and well 1745w may also be included in the 
circuit 1700. Further, a transistor M2 1750 having a source 
1750s, gate 1750g, drain 1750d, and well 1750w may also 
be included in the circuit 1700. Both the drain 1745d and the 45 
FIG. 17 is a graphical representation illustrating a wave-
form from the capacitive feedback amplifier using MOS-
BJT (metal-oxide semiconductor-bipolar junction transis-
tor) pseudo-resistor feedback scheming, in accordance with 
an exemplary embodiment of the present invention. 
The resulting waveforms from the measurement setup of 
FIG. 16 are depicted in FIG. 17. The initial, highly distorted 
signal is due to electromagnetic feedthrough. After about 1.5 
microseconds the first acoustic signal arrives from the piezo 
transducer to the CMUT, which corresponds to a distance of 
about 2.2 cm in oil. By altering this distance and the relative 
alignment of the piezo and CMUT, the received signal and 
multiple echoes change drastically. Some exemplary param-
eters for CMUT measurement are listed in Table III. 
TABLE III 
CMUT MEASUREMENT PARAMETERS 
Amplifier Power Supply 
CMUT Bias Voltage 
CMUT Capacitance 
Piezo Transducer Frequency 
CMUT and Piezo Transducer Spacing 
3.3 v 
90 v 
2 pF 
1 MHz 
2.2 cm 
In addition to the aforementioned schemes for auto-
zeroing, a switch may be used to reset the charge before the 
capacitive sensing amplifier is effective in a sensing mode. 
The sensing signals are read after the output is settled from 
the perturbation of charge sharing and clock feedthrough. 
This method can be used in CMUT sensor array where the 
capacitive amplifiers are multiplexed. 
Accordingly, by using a floating node in the capacitive 
gate 1745g of the transistor M 1 1745 are coupled to the 
floating node 1725. The well 1745w is connected to the 
source 17 45s, which is coupled the gate 1750g and drain 
1750d of the transistor M2 1750. The well 1750w and source 
1750s are coupled and connect to an output 17400 of the 
amplifier 1740. Also, a feedback capacitor Cfl 755 connects 
the inverting input 1740i to the output 17400 of the amplifier 
1740. 
The output 17400 of the amplifier 1740 may be connected 
to a load capacitor 1760, which is also connected to ground 
1735. The result of the output 17400 is the output voltage 
v 1765. 
50 feedback amplifier structure, the SNR may be improved by 
the product of the load and the sum of input and parasitic 
capacitors. Because large size capacitors and high frequency 
clocks or modulation signals are avoided, ultra-low power 
operation can be achieved by making use of the subthreshold 
0
Accordingly, instead of the tunneling-injection mecha-
nisms, MOS-Bipolar pseudo-resistor elements can be used 
to provide a DC path from output to the floating node. This 
feedback scheme has been applied with CMUTs, which have 
been developed for ultrasonic imaging. A MOS-Bipolar 
pseudo-resistor is the pMOS transistor with connections 
from the gate to the drain, and from the well to the source. 
55 region. Several methods including pseudo-resistor feedback, 
tunneling-injection adaptation, and switch reset schemes can 
be used to set the charge on the floating node without 
affecting the circuit performance with very low power 
consumption. In addition, this technique has been demon-
60 strated for a MEMS sensor microphone and CMUT devices. 
The same technique can also be used in general capacitive 
sensing applications and have a significant impact on 
MEMS applications. The result is a lower power, and 
smaller die size solution. 
It can be used to provide DC path, and exhibits very large 65 
resistance (exceeding 1012Q) when the cross voltage is 
approximately zero. This pseudo-resistor element has been 
While the various embodiments of this invention have 
been described in detail with particular reference to exem-
plary embodiments, those skilled in the art will understand 
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that variations and modifications can be effected within the 
scope of the invention as defined in the appended claims. 
Accordingly, the scope of the various embodiments of the 
present invention should not be limited to the above dis-
cussed embodiments, and should only be defined by the 
following claims and all applicable equivalents. 
What is claimed is: 
1. A capacitive sensing circuit comprising: 
22 
terminal, the first terminal coupled to the first amplifier input 
of the amplifier, and the second terminal adapted to receive 
a tunneling voltage. 
11. The circuit according to claim 9, further comprising a 
first capacitor having a first terminal and a second terminal, 
the first terminal coupled to the floating gate of the pro-
gramming transistor, and the second terminal coupled to a 
ground. 
a capacitive sensor having a sensor output; 
a programming circuit having a programming circuit 
output coupled to the sensor output of the capacitive 
sensor, the programming circuit having a programming 
transistor having a source, a floating gate, and a drain, 
the floating gate being the programming circuit output; 
12. The circuit according to claim 8, wherein the pro-
10 gramming circuit comprises a pseudo resistor having a first 
terminal and a second terminal. 
an amplifier having a first amplifier input and an amplifier 15 
output, the first amplifier input being coupled to the 
programming circuit output of the programming cir-
cuit; and 
a first capacitor having a first terminal and a second 
terminal, the first terminal coupled to the floating gate 20 
of the programming transistor, and the second terminal 
coupled to a ground. 
2. The circuit according to claim 1, wherein the amplifier 
is a first order amplifier. 
3. The circuit according to claim 1, wherein the capacitive 25 
sensor is a MEMS sensor. 
13. The circuit according to claim 12, wherein the pseudo 
resistor comprises: 
a first transistor having a first source, a first drain, a first 
gate, and a first well; 
a second transistor having a second source, a second 
drain, a second gate, and a second well; 
wherein the second drain, the second gate, the first source 
and the first well are coupled together; 
wherein the second source and the second well are 
coupled to the first terminal; and 
wherein the first drain and the first gate are coupled to the 
second terminal. 
14. The circuit according to claim 8, wherein the pro-
gramming circuit comprises an active transistor feedback 
circuit. 
4. The circuit according to claim 1, wherein the capacitive 
sensor is a CMUT. 
5. The circuit according to claim 1, the programming 
circuit further having a programming circuit input, wherein 
the programming circuit input of the programming circuit is 
coupled to the amplifier output of the amplifier. 
15. A method of controlling a charge on a floating node 
between a capacitive sensor and an amplifier using a pro-
gramming transistor having a source, a floating gate, and a 
30 drain, the method comprising: 
6. The circuit according to claim 1, wherein the sensor 
output of the capacitive sensor is coupled to the first ampli-
fier input of the amplifier through a capacitor network. 
7. The circuit according to claim 1, wherein the program-
ming circuit is adapted to control a charge on the first 
amplifier input of the amplifier. 
8. A capacitive sensing circuit comprising: 
a capacitive sensor having a sensor output; 
a programming circuit having a programming circuit 
output coupled to the sensor output of the capacitive 
sensor; 
35 
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an amplifier having a first amplifier input and an amplifier 
output, the first amplifier input being coupled to the 45 
programming circuit output of the programming cir-
cuit; 
a buffer circuit having a buffer input coupled to the 
amplifier output of the amplifier, and a buffer output; 
and 
a comparator having an inverting input and a non-invert-
ing input, the non-inverting input coupled to the buffer 
output of the buffer; 
wherein the inverting input of the comparator is adapted 
to receive a comparator voltage, and 
wherein a comparator output of the comparator is con-
nected to a drain of a programming transistor in the 
programming circuit. 
9. The circuit according to claim 8, wherein the program-
ming circuit comprises: 
a programming transistor having a source, a floating gate 
and a drain; and 
wherein the floating gate is the programming circuit 
output. 
50 
55 
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10. The circuit according to claim 9, further comprising a 65 
tunneling capacitor having a first terminal and a second 
applying a first predetermined voltage signal to the source 
of the programming transistor; 
applying a second predetermined voltage signal to the 
floating gate of the programming transistor; and 
applying a third predetermined voltage signal to the drain 
of the programming transistor until a charge on the 
floating gate of the programming transistor reaches a 
predetermined value, 
wherein the charge on the floating gate of the program-
ming transistor drives the charge on the floating node to 
the predetermined value. 
16. A capacitive sensing circuit comprising: 
a capacitive sensor having a sensor output; 
a programming circuit having a programming circuit 
output coupled to the sensor output of the capacitive 
sensor; and 
an amplifier having a first amplifier input and an amplifier 
output, the first amplifier input being coupled to the 
programming circuit output of the programming cir-
cuit; 
the programming circuit comprising a pseudo resistor 
having a first terminal and a second terminal, 
the pseudo resistor comprising: 
a first transistor having a first source, a first drain, a first 
gate, and a first well; 
a second transistor having a second source, a second 
drain, a second gate, and a second well; 
wherein the second drain, the second gate, the first 
source and the first well are coupled together; 
wherein the second source and the second well are 
coupled to the first terminal; and 
wherein the first drain and the first gate are coupled to 
the second terminal. 
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